Main Page: Difference between revisions
Jump to navigation
Jump to search
 MantasMikaitis [    PHRhYmxlIGNsYXNzPSJ0d3BvcHVwIj48dHI+PHRkIGNsYXNzPSJ0d3BvcHVwLWVudHJ5dGl0bGUiPkdyb3Vwczo8L3RkPjx0ZD51c2VyPGJyIC8+YnVyZWF1Y3JhdDxiciAvPmVkaXRvcjxiciAvPnN5c29wPGJyIC8+PC90ZD48L3RyPjwvdGFibGU+] (talk | contribs)No edit summary |
MantasMikaitis [PHRhYmxlIGNsYXNzPSJ0d3BvcHVwIj48dHI+PHRkIGNsYXNzPSJ0d3BvcHVwLWVudHJ5dGl0bGUiPkdyb3Vwczo8L3RkPjx0ZD51c2VyPGJyIC8+YnVyZWF1Y3JhdDxiciAvPmVkaXRvcjxiciAvPnN5c29wPGJyIC8+PC90ZD48L3RyPjwvdGFibGU+] (talk | contribs) No edit summary |
||
| Line 4: | Line 4: | ||
}} | }} | ||
'''Question-Answer based Engineering material:'''<br/> | '''<big>Question-Answer based Engineering material:</big>'''<br/> | ||
*[[Cadence tools | Cadence Tools]] | *[[Cadence tools | <big>Cadence Tools</big>]] | ||
*[[Simulation | Simulation]] | *[[Simulation | <big>Simulation</big>]] | ||
*[[Synthesis | Synthesis]] | *[[Synthesis | <big>Synthesis</big>]] | ||
*[[FPGAs | Field Programmable Gate Arrays(FPGAs)]] | *[[FPGAs | <big>Field Programmable Gate Arrays(FPGAs)</big>]] | ||
*[[General_engineering_FAQ | Other interesting topics]] | *[[General_engineering_FAQ | <big>Other interesting topics</big>]] | ||
'''Other material:''' | '''<big>Other material:</big>''' | ||
*[[Background_Material_On_Verilog | Background material on Verilog]] | *[[Background_Material_On_Verilog | <big>Background material on Verilog</big>]] | ||
*[[More_Verilog_Parallelism_Synthesis_FSM_Implementation | Parallelism, Coding style and FSMs in Verilog]] | *[[More_Verilog_Parallelism_Synthesis_FSM_Implementation | <big>Parallelism, Coding style and FSMs in Verilog</big>]] | ||
Revision as of 12:19, 27 June 2014
Welcome to the School of CS Engineering wiki
This is the wiki created in the labs of School of Computer Science, University of Manchester by some students and engineers.
Question-Answer based Engineering material:
Other material: