Main Page: Difference between revisions

From Engineering Wiki
Jump to navigation Jump to search
gravatar MantasMikaitis [userbureaucrateditorsysopPHRhYmxlIGNsYXNzPSJ0d3BvcHVwIj48dHI+PHRkIGNsYXNzPSJ0d3BvcHVwLWVudHJ5dGl0bGUiPkdyb3Vwczo8L3RkPjx0ZD51c2VyPGJyIC8+YnVyZWF1Y3JhdDxiciAvPmVkaXRvcjxiciAvPnN5c29wPGJyIC8+PC90ZD48L3RyPjwvdGFibGU+] (talk | contribs)
No edit summary
gravatar Mbasszjg [userbureaucrateditorsysopPHRhYmxlIGNsYXNzPSJ0d3BvcHVwIj48dHI+PHRkIGNsYXNzPSJ0d3BvcHVwLWVudHJ5dGl0bGUiPkdyb3Vwczo8L3RkPjx0ZD51c2VyPGJyIC8+YnVyZWF1Y3JhdDxiciAvPmVkaXRvcjxiciAvPnN5c29wPGJyIC8+PC90ZD48L3RyPjwvdGFibGU+] (talk | contribs)
No edit summary
 
(101 intermediate revisions by 8 users not shown)
Line 1: Line 1:
{{MenuBox
{{MenuBox
| title = <span style="color:#ff0000">Welcome to the School of CS Engineering wiki</span>
| title = <span style="color:#008080">Welcome to the School of CS Engineering Wiki</span>
| content = This is the wiki created in the labs of School of Computer Science, University of Manchester by some students and engineers.  
| content = This is the homepage for the engineering activities in the School of CS. This wiki contains information on a number of engineering related subjects. The material can be used to support engineering modules in School, engineering projects, student hobby projects, or as a source of general hardware related information. The information is split up into sensible categories - where you can find general background information, examples and FAQs. If you are not sure where to look, try the search box in the top right hand corner.}}
 
*[[ Interesting Engineering Questions| '''Interesting Engineering Questions Answered''']]
* [http://studentnet.cs.manchester.ac.uk/ugt/hardware/ '''School Hardware Library''']
*[[ About | '''About this wiki''']]
{{MenuBox linkbox
| title1 = CAD Tools
| image1 = Apps-utilities-system-monitor-icon.png
| left1 = [[Cadence tools |Cadence Tools]]
| left2 = [[Simulation | Hardware Design Simulation]]
| left3 = [[Synthesis | Hardware Design Synthesis]]
| left4 = [[Cadmaster | Licence infomation]]
 
| title2 =  Logic Design
| image2 = LogicGate Ico.png
| right1 = [[Binary Numbers | Binary Numbers]]
| right2 = [[Boolean Logic | Boolean Logic]]
| right3 = [[Logic Design | Digital Logic design]]
| right4 = [[Combinatorial | Combinatorial Logic]]
| right5 = [[Sequential | Sequential Logic]]
| right6 = [[FSMs | Finite State Machines]]
| right7 = [[Logic_Questions | Logic Design FAQ]]
 
}}
{{MenuBox linkbox
| title1 = Lab Boards
| image1 = Crystal Clear action run.svg
| left1 = [[RISC-V FPGA Board | Spartan-7 FPGA Board (including RISC-V system)]]
| left2 = [[12111 - Spartan 7 FPGA Board]]
 
 
| title2 = RISC-V
| image2 = RISC-V-logo-square.png
| right1 = [[RISC-V Basics | RISC-V Basics (under development)]]
| right2 = [[UOM RISC-V assembler | U of M RISC-V assembler]]
| right3 = [[RISC-V ABI | Application Binary Interface (ABI)]]
| right4 = [[RISC-V simulation | Simulator (COMP15111) ]]
}}
 
 
{{MenuBox linkbox
| title1 = Verilog
| image1 = Crystal Clear action run.svg
| left1 = [[HDLs | HDLs Introduction and FAQ]]
| left2 = [[:Category:VerilogKeywords | Verilog Keywords]]
| left3 = [[Verilog Operators | Verilog operators]]
| left4 = [[Verilog Module | Modules]]
| left5 = [[Behavioural and Structural | Behavioural vs structural Verilog]]
| left6 = [[Verilog System Tasks and Functions | System functions]]
| left8 = [[Testbenches | How to create a testbench for simulation]]
| left9 = [[Verilog Examples and Questions | Verilog examples]]
| left10 = [[ Verilog problems and pitfalls | Problems & Pitfalls]]
 
| title2 = System Verilog
| image2 = Cpu-ARM-icon.png
| right1 = [[System Verilog Basics | System Verilog Intro]]
}}
}}


'''<big>Question-Answer based Engineering material:</big>'''<br/>
{{MenuBox linkbox
*[[Cadence tools | <big>Cadence Tools</big>]]  
| title1 = Laboratory Equipment
*[[Simulation | <big>Simulation</big>]]
| image1 = PCB-icon.png  
*[[Synthesis | <big>Synthesis</big>]]
| left1 = [[Lab Board | Engineering lab board]]
*[[FPGAs | <big>Field Programmable Gate Arrays(FPGAs)</big>]]
| left2 = [[FPGAs | FPGAs]]  
*[[Logic | <big>Logic</big>]]
| left3 = [[Bennett/Main Page|Bennett hardware monitor]]
*[[General_engineering_FAQ | <big>Other interesting topics</big>]]


'''<big>Other material:</big>'''
| title2 = MU0 and Stump
*[[Background_Material_On_Verilog | <big>Background material on Verilog</big>]]
| image2 = Datapath Ico.png
*[[More_Verilog_Parallelism_Synthesis_FSM_Implementation | <big>Parallelism, Coding style and FSMs in Verilog</big>]]
| right1 = [[MU0 | MU0 background material]]
| right2 = [[Stump | Stump background material]]
}}{{MenuBox linkbox
| title1 = Tutorials
| image1 = Arduino.png
| left1 = [[Arduino | Arduino]]
| left2 = [[Arduino and Python | Arduino + Python]]
| left3 = [[Arduino and Kinect | Arduino + Python + Kinect]]
| left4 = [[Arduino and Rover5 | Arduino + Rover 5]]
| left5 = [[Raspberry Pi | Raspberry Pi]]
| left6 = [[PiFace Display | PiFace Display]]
| left7 = [[PiFace Digital | PiFace Digital]]
| left8 = [[Raspberry Pi to Arduino | Transform Raspberry Pi to Arduino]]
| left9 = [[LeapMotion | LeapMotion]]
 
| title2 = Quizzes
| image2 = Tick.png
| right1 = [[Engineering Quiz | Engineering]]
| right2 = [[ARM Assembly Quiz | ARM Assembly]]
| right3 = [[Verilog Quiz| Verilog]]
}}

Latest revision as of 12:53, 11 September 2025

Welcome to the School of CS Engineering Wiki
This is the homepage for the engineering activities in the School of CS. This wiki contains information on a number of engineering related subjects. The material can be used to support engineering modules in School, engineering projects, student hobby projects, or as a source of general hardware related information. The information is split up into sensible categories - where you can find general background information, examples and FAQs. If you are not sure where to look, try the search box in the top right hand corner.


CAD Tools
Logic Design
Lab Boards
RISC-V


Verilog
System Verilog


Laboratory Equipment
MU0 and Stump
Tutorials
Quizzes